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Use of a Series Voltage Compensator for Reduction of the
DC-Link Capacitance in a Capacitor-Supported System
Huai WANG*, Henry Shu-hung CHUNG† and Wenchao LIU†
Abstract - A technique for reduction of the dc-link capacitance in a capacitor-supported system is 
presented. The concept is based on connecting a voltage source in series with the dc bus line to 
compensate the ripple voltage on the dc-link capacitor, so as to make the output have a near zero 
ripple voltage. Since the voltage compensator processes small ripple voltage on the dc link and 
reactive power only, it can be implemented with low-voltage devices.  The overall required 
energy storage of the dc-link, formed by a reduced value of dc-link capacitor and the voltage 
compensator, is reduced, allowing the replacement of popularly used electrolytic capacitors with
alternatives of longer lifetime, like power film capacitors, or extending the system lifetime even 
if there is a significant reduction in the capacitance of electrolytic capacitors due to the aging 
effect. Comprehensive analysis on the static and dynamic characteristics of the system, and 
hold-up time requirement will be discussed. The proposed technique is exemplified on an ac-dc-
dc power conversion system. Theoretical predictions are favorably verified by experimental 
results.
Keywords- dc-link capacitor, power conversion system, capacitance reduction, voltage 
compensator
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NOMENCLATURE
C Dc-link capacitor
DCC Input capacitor of the voltage compensator
fL Output filter inductance of the voltage compensator
fC Output filter capacitance of the voltage compensator
abv Output voltage of the voltage compensator
abV Amplitude of abv
,ab rmsV Root-mean-square value of abv
Cv Dc-link voltage
CV Dc component of Cv
(0)Cv Voltage of Cv in the event of an input power outage of the front-end converter
[ (0)Cv = CV - | |Cv ]
Cv Ac component of Cv
,C rmsV Root-mean-square value of Cv
| |Cv Amplitude of Cv
conv Control signal in the control stage of the voltage compensator
conV Amplitude of conv
dv Output voltage of the dc-link module
,mindV Specified minimum dc-link voltage during the hold-up time period
DV Dc component of dv
| |dv Amplitude of the voltage ripple component of dv
DCv Input voltage of the voltage compensator
3
,DC refV Input voltage reference of the voltage compensator
,minDCv Minimum value of DCv
(0)DCv Voltage of DCv in the event of an input power outage of the front-end converter
[ (0)DCv = ,DC refv ]
| |DCv Amplitude of the voltage ripple component of DCv
osv Offset voltage in the control stage of the voltage compensator
osV Dc component of osv
| |osv Amplitude of the voltage ripple component of osv
outv Output voltage of the phase-shifted full-bridge dc-dc converter
triv Carrier signal of the PWM of the voltage compensator
triV Amplitude of triv
ai Current flowing through the input side of the dc-link capacitor/module bus line
AI Dc component of ai
ai Ac component of ai
| |aI Amplitude of ai
Ci Current following through the dc-link capacitor C
| |CI Amplitude of Ci
Cfi Current flowing through fC
di Current flowing through the output side of the dc-link capacitor/module bus line
,d rmsI Root-mean-square value of di
DI Dc component of di
4
di Ac component of di
| |dI Amplitude of di
outi Output current of the phase-shifted full-bridge dc-dc converter
ripf Frequency of Cv
M Modulation index of ratio /con triV V
abP Average power absorbed by the voltage compensator
abS Apparent power handled by the voltage compensator
mS Apparent power handled by the main circuit
T Least common multiple of 12 / and 22 /
Scaling factor of Cv in the control stage to the PWM controller
Ratio between | |CI and DI
Ratio between (0)DCv and | |Cv
1 Phase of ai
2 Phase of di
Ratio between C and DCC
Ratio between | |Cv and CV
Ratio between ,mindV and CV
Angular frequency of the capacitor ripple current ( 2 ripf )
1 Frequency of ai
2 Frequency of di
N Number of hold-up cycles with respect to the period of the dc-link voltage ripple
with the proposed dc-link module
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I. Introduction
A capacitor-supported system consists of multiple power converters interconnected by a 
dc link.  The dc-link voltage is maintained by a capacitor bank that absorbs instantaneous power 
difference between the input source and output load, minimizing voltage variation on the dc link, 
and providing sufficient energy during the hold-up time of the system.  Among different types of 
capacitor, aluminum electrolytic capacitors (E-Caps) are the most popular choice because of their 
high volumetric efficiency and low cost.  However, they suffer from the drawbacks of high 
equivalent series resistance (ESR); low ripple current capability; bottleneck of the voltage rating; 
relatively short lifetime compared to other components and considerable maintenance work.   
Advances in power film capacitor technology are emerging for dc-link filtering [1]-[2].  
Power film capacitors outperform aluminum E-Caps in terms of ESR, self-healing capability, life 
expectancy, environmental performance, dc-blocking capability, ripple current capability and 
reliability.  Although low-voltage and high-value film capacitors are available, the capacitance of 
the high-voltage film capacitors still cannot compete with E-Caps, due to their relatively low 
volumetric efficiency and high cost. To lessen the dependency of the dc-link capacitance, there 
are many prior-art methods, based on the following approaches:
1) Performance trade-off - This method allows a larger voltage ripple across the dc-link
with a smaller capacitance. However, it is practically less impressive as the system 
performance will be degraded.  It is more suitable for certain applications, like the ones in 
[3]-[5].  A set of design procedure is given in [6] for the optimization of capacitor bank.
2) Reduction of the dc-link capacitor current with sophisticated control. The concept is 
based on reducing the ripple current flowing through the dc-link capacitor [7]-[12].  The 
front-stage converter is an active rectifier in [7]-[10], and a step-up dc-dc converter in 
6
[11]-[12], while the output is an inverter.  Their key advantage is that no additional circuit 
is needed.  However, those control methods cannot be applied to systems with front-end 
diode-bridge rectifier.  Apart from requiring a sophisticated controller, some of them also 
rely on specific relationship in the operating frequency between the converters connected
[7], [10], and [11].  The method given in [8] is limited to three-phase systems. The 
controller described in [7] is based on assuming an ideal energy conversion.  Thus, the 
actual input current would be distorted unless multiple cell load inverters are used.   The 
performance of those controllers is greatly dependent on the accuracy of the 
computations [9], [12] and affected by the overall time delays of the control loops.
3) Increase in the frequency of the dc-link voltage ripple. A double frequency front-end 
converter with multi-phase switching is proposed in [13] to reduce the ripple voltage.  
However, the approach cannot reduce the dc-link capacitance significantly.
4) Ripple cancellation circuit with a coupled element.  In [14], a coupled inductor is applied 
to cancel the voltage ripple of the dc input, dc output or dc-link of a power converter.   
The concept is based on assuming that the capacitor used in the storage tank is infinite.   
But, in reality, the capacitance has a finite value, and the coupled inductor filter and the 
capacitor form a low pass filter.   To avoid large-sized coupled windings, the technique is 
more suitable for filtering high-frequency ripples or noise, such as switching ripple, EMI 
filtering.  Moreover, the dynamic response of the capacitor may be degraded due to the 
series-connected coupled winding.
Apart from the aforementioned methods, active power filters can also be used for 
reduction of the dc-link capacitance as presented in [15]-[28]. It is based on connecting an 
auxiliary circuit in parallel with the dc-link capacitor.  The added circuit serves as an active 
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impedance or energy source. Different methods of implementing the auxiliary circuit are given.
In [16], the auxiliary circuit has a single switch with a dissipative resistor.  In [20], a relay is 
placed at the input line and is activated, depending on the dc-link voltage level, resulting in a 
stable dc-link voltage, but at the expense of reducing the input power factor of the entire system.  
In [15], [17] and [22], an H-bridge circuit with a current source (inductor) is used to minimize 
the ripple current of the dc-link capacitor.  However, the high inductor current stress and high 
switching frequency requirement in [22] are the major practical challenges of the method.  A 
current injection method was applied in [18]-[19], [21] and [23] by a half-bridge structure.  In 
[24]-[25], a two-switch converter that can operate bi-directionally in both buck and boost modes 
is used for the H-bridge front-end and dc current electrical load application.  In [26], a series-
connected dual boost converter is as the shunt active filter for a three-phase diode rectifier front-
end conversion system.   In [27], the ripple reduction circuit allows an additional power port for 
enhancing the dynamic response of the whole system. In [28], a single switch, diode and 
capacitor circuit is added in parallel with the input capacitor of a microinverter to reduce the 
overall capacitance requirement.  The common challenge of all these methods is that the 
components used in the auxiliary circuit are under a high voltage stress, which could be as high 
as the dc-link voltage. Moreover, the impact of the active filters on the hold-up behavior of the 
dc-link has not been explored in [15]-[28].
This paper presents a module that can reduce the required dc-link capacitance. Its 
operating principle is based on connecting a series voltage source between the dc-link capacitor 
and the load. The energy storage in the whole system is reduced, making it possible to replace 
the high-value E-Caps with low-value high-performance capacitors.  The voltage compensator is 
of low voltage and low power rating, as it only produces low voltage and handles reactive power.
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II. Proposed Module for DC-Link Capacitance Reduction
Fig. 1 illustrates the basic concept of the module for reducing the dc-link capacitance.
The module is composed of a capacitor C and a voltage source abv . The module is connected 
between two converters, namely Converter 1 and Converter 2.  The capacitor voltage Cv has dc
component CV and ripple voltage Cv . The peak-to-peak value and ripple frequency of Cv are
2 | |Cv and, ripf respectively. abv is connected in series between the capacitor C, Cv , and the 
input of Converter 2, dv .  It generates a voltage counteracting Cv with its dc component equal 
to zero (i.e., Cab vv ).  Thus, dv has the same dc value as that across C, but with a zero ripple 
voltage in the ideal condition. Such architecture allows a high voltage ripple on C, implying that 
the value of C can be made smaller, but at the expense of increasing the magnitude of abv .
abv is a dc-ac converter with a full-bridge (FB) circuit and an output filter formed by the 
inductor fL and the capacitor fC . A half-bridge circuit can also be used if the current di is 
unidirectional.  The dc side of the FB is connected to a dc voltage source, like a capacitor or a
voltage source, with voltage DCv . The gate signals for the switches S1 ~ S4 in the FB are 
generated by a PWM modulator. Depending on the type of the dc source used, the control signal
conv is obtained by sensing different parameters. There are two possible configurations.  The first 
one utilizes a capacitor for the dc source while the second one has an external supply connected 
to it. Since the first configuration gives a simpler solution, it will be studied in this paper.
Fig. 2 shows the control mechanism. The dc-link voltage Cv and the input voltage of the 
voltage compensator DCv are sensed. The scaling factor , as will be shown later, is equal to the 
ratio between triV and ,DC refV . The difference between refDCV , and DCv is averaged by a low-pass 
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filter )(sF and processed by a PI controller )(sG to give an offset voltage osv . The control signal 
conv is derived by combining Cv with osv .   The dc component of Cv is ideally cancelled in 
conv by osv as os CV V , where osV and CV are the dc component of osv and Cv , respectively.
With such arrangement, it is unnecessary to use a high-pass filter to extract the ac component of 
Cv .  At the same, the dc component of abv can be eliminated so that the added voltage source 
only handles ac component.  During steady-state operation, conv equals the conditioned ac 
component of Cv .  It is then used to compare with the triangular carrier waveform in the PWM 
modulator to generate the voltage abv having the same phase and amplitude of Cv . Without 
any external supply, the power consumed by the module (i.e. power losses) is obtained from the 
ac side of the bridge, that is, Converter 1. Practically, instead of a pure ac voltage, abv and thus 
conv have a small dc component.
A dc analysis of the circuit shown in Fig. 1 gives
CD VV (1)
AD II (2)
ai and di are expressed as
)(sin||)( 11 tIti aa (3)
)(sin||)( 22 tIti dd (4)
ai and di can be of any periodic form with multiple frequency components. Without 
loss of generality, only sinusoidal components of frequencies 1 and 2 are considered for ai
and di , respectively.  Cv and abv can be expressed as
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1 1 2 2
1 2
1( ) ( ) [ ( ) ( )]
| | | |sin( 90 ) sin( 90 )
ab C a d
o oa d
v t v t i t i t dt
C
I It t
C C
(5)
Based on (4) and (5), abP in a period T is given by 
0
1 2 1 20
1
1 ( ) ( )
| || | sin [( ) ( )]
2
T
ab ab d
Td a
P v t i t dt
T
I I t dt
C T
(6)
The proof of (6) is given in appendix. It can be noted that abP equals zero except in a special
case when 21 and 21 . Therefore, the voltage compensator ideally handles reactive 
power only in all of the other cases.  For the special case concerned, the dc-link capacitance can 
be reduced by the synchronization control of the phases 1 and 2 [10].
The apparent power abS handled by the voltage compensator is
)||2](||)(|[|
2
1 2222
2
12
1
,,,,
dDda
rmsdrmsCrmsdrmsabab
IIII
C
IVIVS
(7)
where ,C rmsV is the root-mean-square (RMS) value of Cv .
Comparing with the apparent power of the main power conversion system
rmsdCrmsdDm IVIVS ,, , the ratio between abS and mS is
C
rmsC
m
ab
V
V
S
S , (8)
As CrmsC VV , , the apparent power rating of the voltage compensator (i.e., abS ) is much 
smaller than that of the main system.
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The relationship between the steady-state value of abV and refDCV , is expressed as
,
,
,
| | | |
con
ab DC ref
tri
C os
DC ref
tri
DC ref
VV V
V
v v V
V
M V
(9)
where 
| | | |con C os
tri tri
V v vM
V V
and | |osv is the amplitude of the ripple voltage of osv .
Ideally, osv is a dc voltage.  Thus, | |osv = 0.  As | |ab CV v ,
,
tri
DC ref
V
V
(10)
Consider the control mechanism in Fig. 2,
1 1 1 2 2 2
( ) ( )
[ sin(
C os
ab DC
tri
o o C os
a a DC
tri
v t v tv t v t
V
V v tm t m t v t
V
(11)
where 1
1
| |a
a
tri
Im
C V
and 2
2
| |d
a
tri
Im
C V
.
Fig. 3 shows the waveforms of the dc-link capacitor voltage Cv , modulating signal mv ,
carrier signal triv , and the voltage across DCC , DCv . To study the voltage ripple across DCC , 0t
and 1t in Fig. 3 are defined as the two time instants when Cv is across zero within one period.   
During the time interval from 0t to 1t , DCC is being charged by the load current and its voltage 
increases from minimum to maximum.  The introduction of the third term ( ) /C os triV v t V in 
(11) is related to the dc component of abv due to asymmetrical switching or power losses in the 
voltage compensator in practical operation, which has negligible impact on the steady-state 
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voltage ripple across DCC . Therefore, it is neglected in the following analysis of the voltage 
ripple across DCC . Based on Fig. 3 and the SPWM principle discussed in [29], the voltage across
DCC between 0t and 1t is given by
1
0
1
0
0
,min 2 2
1 1 1 2 2 2
1 1 1 2 2 2
1 1 1 2 2
,min
1( ) [ | | sin( ) ( )]
[ sin( 90 ) sin( 90 )]
[ sin( 90 ) sin( 90 )]
| | sin( 90 ) sin( )]1
t
DC DC D d Cft
DC
o o
a a
t o o
D a at
t o
a d t
DC
DC
a
v t v I I t i t
C
m t m t dt
I m t m t dt
m I t t dt
v
C m
0
1
0
2 2 2 2 2
1 1 1 2 2 2
| | sin( ) cos( )]
( ) [ sin( 90 ) sin( 90 )]
t
d t
t o o
Cf a at
I t t dt
i t m t m t dt
(12)
From 0t to 1t , the net charge of the filter capacitor fC by Cfi is zero, therefore, when
21 , the voltage ripple on DCC , 2 | |DCv , is given by
1
0
1 1 1 2 2 2
1 2
1 1 1 1 0 1 2 1 2 2 0 2
1 2
12 | | { [ sin( 90 ) sin( 90 ] }
[sin( ) sin( )] [sin( ) sin( )]
t o o
DC D a at
DC
a D a D
DC DC
v I m t m t dt
C
m I m It t t t
C C
(13)
For practical applications when 1 << 2 , the effect of the second terms of (5) and (13)
are negligible, and 1)sin( 111 t , 1)sin( 101 t .  Therefore,
1
1
22 | | a DDC
DC
m Iv
C
(14)
The above equation is also applicable for the case when 2 is even multiples of 1 as 
)sin()sin( 202212 tt .  The voltage across DCC is therefore presented by
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1
1 1
1
( ) sin( )a DDC DC
DC
m Iv t V t
C
(15)
The output voltage of the voltage compensator abv is
1
1 1 1 1 1 2 2 2
1
2
1
1 1 1 2 2 2 1 1
1
( ) [ sin( )][ sin( 90 ) sin( 90 ]
[ sin( 90 ) sin( 90 ] sin(2 2 )
2
o oa D
ab DC a a
DC
o o a D
DC a a
DC
m Iv t V t m t m t
C
m IV m t m t t
C
(16)
The first term of (16) is used to cancel the dc-link voltage ripple while the second term is
a double frequency ripple, generating voltage variation on dv . Thus, the voltage ripple of dv is
2
1
1
2 | | a Dd
DC
m Iv
C
(17)
III. Hold-up Time Analysis of the DC-Link Module
The hold-up time of the system with and without the proposed module are compared in 
the following. After a loss of the input power, the energy stored in the dc-link module (i.e., the 
dc-link capacitor and the capacitor connected to the dc source) will be solely delivered to the 
load.  In the following analysis, the hold-up time ht is defined as the time duration between the 
start of the supply outage (i.e., 0ai ) and the voltage dv reduces to the minimum dc bus voltage
min,dV . Fig. 4 (a) shows the timing diagram of two consecutive hold-up intervals distinguished 
by value of the modulation index M of the PWM modulator in Fig. 1. Figs. 4(b) and 4(c) show
the equivalent circuits of the two intervals [0, 1ht ] and [ 1ht , 2ht ], respectively. For the sake of 
simplicity in the analysis, the power loss of the voltage compensator is neglected and the dc-link 
module is connected to a constant power load LP .
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1. Initial state (t = 0):
Consider the worst case scenario.  The voltage across the dc-link capacitor at the supply 
outage time (i.e., 0t ) is ||)0( CCC vVv .  The voltage across DCC , )0(DCv , equals refDCV , .
The voltage ripple across the dc-link capacitor is fully compensated by abv , implying
)0(||)0( DCCab vMvv (18)
where 
tri
C
V
vM |)0(| .
2. Stage I [0, 1ht ] - 1M
1ht is the time instant at which M = 1.  Thus,
1)( 1
tri
hC
V
tv
(19)
)()()( 111 hDChChab tvtvtv (20)
Based on (18)-(20),
)0()( 1 DChC vtv (21)
)()0(
)()()(
1
111
hDCDCC
habhCChd
tvvV
tvtvVtv
(22)
In this stage, the variation of dv is small.  Thus, the current di is assumed to be constant 
and is equal to DI . Thus,
1 1( ) | | (0)DC h C h DC
Iv t v t v
C
(23)
and 1 [ (0) | |] ( 1)h DC C
D
Ct v v
I
(24)
By applying the conservation of energy between the energy delivery from the whole dc-
15
link module and the load consumption,
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2
1
222 )(
2
1)(
2
1)0(
2
1)0(
2
1
hLhDCDChCDCDCC tPtvCtvCvCvC (25)
Based on (25),
2 2
1( ) ( 1)DC h Cv t V (26)
By substituting (26) into (22),
2
1
2 2
( ) (1 ) (0)
[1 ( 1) ]
d h C C DC
C
v t V V v
V
(27)
3. Stage II [ 1ht , 2ht ]
In this stage, the capacitors C and DCC are connected in series.   At 2ht , the output 
voltage Cdhd VVtv min,2 )( .  The final voltages across C and DCC can be expressed as
ChC
hdhd
a
a
hChC
Vxtv
tvtv
CC
Ctvtv
)(
)]()([)()(
1
2112 (28)
ChC
hdhd
a
hDChDC
Vxtv
tvtv
CC
Ctvtv
)(
)]()([)()(
1
2112 (29)
where ]})1([)1{(
1
1 22x .
By applying the conservation of energy,
)()(
2
1)(
2
1)(
2
1)(
2
1
122
2
2
2
1
2
1
2
hhLhDCDChChDCDChC ttPtvCtvCtvCtvC (30)
It can be derived from (30) that
)
2
1( 212 xxtt hh (31)
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Based on (24) and (31), the hold-up time ht and the number of hold-up cycle N are
)1
2
1( 2xxth (32)
)1
2
1(
2
2xxN (33)
The hold-up time of the dc-link with only a capacitor bank storing the same amount of 
energy is derived as follows. Let the corresponding dc-link capacitance required, the hold-up
time and hold-up cycle be 'C , 'ht , and 'N respectively. Thus, for the same amount of energy 
stored in 'C as with the dc-link module,
C
V
vCVCC
C
DCDCC )1()0('
22
2
22
(34)
By assuming that the ripple currents following through the dc-link capacitors with and 
without the voltage compensator are the same,
''
'
C D
C C
v I
V C V
(35)
Hence, by using (34) and (35),
2
])1[()(
2
)(')]0([''
22
22
22
22
L
CCC
h P
VCvVCt
(36)
2
])1[()(
2
'
22
22
22
N (37)
Equations (32), (33), (36) and (37) will be used to compare the hold-up time with and 
without the proposed dc-link module. The design guidelines will be given in the next section.
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IV. Design Guidelines for the DC-link Module
The design guidelines for applications with and without hold-up time requirements are 
given below.
A. Applications without hold-up time requirement
Some applications, like electronic ballasts, do not have the hold-up time requirement.
The dc-link module is used to balance the input and output power difference, and reduce the dc-
link voltage ripple. Fig. 5 shows the energy storage E and instantaneous power p of the dc-link 
capacitor. The dc component of energy E1 maintains a certain level of dc-link voltage.   Only the
ac component of E requires the power p for balancing the input and output power of the entire
system.   Therefore, with the proposed dc-link module, the energy storage elements are divided 
into two parts: one is stored in the reduced dc-link capacitor and the other one is stored in the 
voltage compensator.  The theoretical minimum energy storage required is minE . In the practical 
design, the overall energy storage of the dc-link module is reduced to a certain level between 1E
and minE , for example 2E as illustrated in Fig. 5.
The reduction of the dc-link capacitance is limited by the voltage stresses on the dc 
source capacitor and switching devices in the module. Assume that the load current di is 
constant in the module. Based on (5), the dc-link capacitor current Ci equals ai .  Thus,
constantvCi
dt
dvCi CaCC || (38)
The product of the dc-link capacitance and its peak ripple voltage is a constant.  Thus, the
minimum value of DCv equals || Cv . Fig. 6 shows the relationship between the value of C and 
DCv . Without the dc-link module, it requires a capacitance of normC for meeting the design 
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specification.  Practically, the chosen value for C is larger than normC in order to sustain the ripple 
current stress. Due to the aging effect of the capacitor changing from normC to 'normC , the peak-
to-peak dc-link voltage ripple will increase from ||2 ,normCv to |'|2 ,normCv .
The design of the dc-link capacitance value C with the dc-link module is a compromise
among the allowable voltage level of DCv , and the stress on the capacitor DCC and the MOSFETs
41 SS .  A smaller value of C requires higher voltage ratings of DCC and 41 SS . Moreover, a 
boundary capacitance bdC can be determined based on specifications of power electronic 
systems, availability, cost and volume of different type of capacitors.   It provides a guideline on 
the selection of capacitor type.   For instance, power film capacitors can be applied in Choice 1
with a higher dc voltage on DCC , 1,DCV , as compared to that of Choice 2 with lower voltage 2,DCV
in which E-Caps are used.  Thus, with the aid of the dc-link module, the required dc-link 
capacitance can be reduced, making it possible to use capacitor of long lifetime, like power film 
capacitors, to ensure the lifetime of the entire power electronic system, or extend the 
performance lifetime even if there is a significant reduction in the capacitance of the dc-link 
capacitor due to the aging effect.
The value of DCC is determined by using (17) to limit the voltage ripple of dv . In the 
application example (a power factor corrector (PFC) front-end stage plus a dc-dc converter)
discussed in Section V, with conventional E-Cap solution (without the voltage compensator), 
1
22 | | DC
norm
Iv
C
(39)
According to (17) and (39), as 11am , the voltage ripple across the output terminal of the dc-
link module can be limited to lower than the one with conventional E-Cap solution by choosing 
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DCC no less than half of the capacitance of the E-Cap, that is
normDC CC 2
1 (40)
As the capacitor DCC withstands a low voltage stress, there are several choices in 
practical implementation.  One choice is to use low voltage E-Caps with high ripple current and
long lifetime. Unlike the ones with high voltage ratings, they are available and cost-effective.   
Another choice is to use ceramic capacitor tank or low-voltage film capacitors.
B. Applications with hold-up time requirement
For this type of applications, the determining factor for the energy storage is the required 
hold-up time rather than the voltage ripple specification. The design guidelines discussed are
based on the analysis in Sec. III.
Figs. 7 and 8 show the graphical representations of equations (33) and (37) with = 1
(the amplitude of the dc link capacitor ripple current is equal to the value of the average load 
current), = 0.8 ( min,dV is 80% of the dc-link voltage prior to the supply outage), and = 0.02
(dc link ripple voltage is 2% of the average dc-link voltage).  It should be noted in the 
comparison that the factors and are for the proposed dc-link module containing an additional 
energy storage capacitor DCC . They appear in (37) as the comparison is based on the same 
energy storage.  As depicted in Fig. 7, with proper choices of (ratio between C and DCC ) and 
(ratio between DCv and || Cv ), the number of hold-up cycles with the dc-link module can be 
increased. The shaded area of the - selection curves shown in Fig. 8 represents an extended 
hold-up time (i.e., N / N’ > 1). That means, with the same amount of energy storage in the dc 
link, the hold-up time with the dc-link module is longer than using a dc-link capacitor only.  
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Different curves showing the constant number of the hold-up cycles and '/ NN ratios are 
plotted in dot lines and solid lines, respectively.
The illustrations given in Fig. 7 and Fig. 8 are with = 0.02, which is corresponding to a 
determined value of the dc-link capacitance C from the design perspective.  Therefore, the trade-
off design condition is between maximization of '/ NN and minimization of DCC and its 
voltage stress DCv , meanwhile, achieving the required hold-up cycle N. Different figures can be 
plotted for other values of , corresponding to different values of C.    By considering all of the 
values of and selected for different value of , it allows the selection of the optimal values of 
, and . Thus, the optimal values of C, DCC , and DCv are selected.
V. Experimental Verifications
An experimental ac-dc-dc converter test bed as shown in Fig. 9(a) has been built. It is 
constructed by connecting a 3kW PFC - STMicroelectronics STEVAL-ISF001V1 to a 600W 
phase-shifted full-bridge dc-dc converter - Texas Instruments UCC28950EVM-442. An input 
LC filter composed of 1.47 F film capacitors F and F in parallel) and a 20 H inductor 
is applied to smooth the input current di . The detailed circuit and operation of the phase-shifted 
full-bridge dc-dc converter are discussed in [30] except for that the F input capacitor in the 
evaluation board is removed in the experiments.  The PFC is supplied by an AC power source
Kikusui PCR2000LA. The supply voltage is 220V, 50Hz.  The output of the dc-dc converter is 
connected to an electronic load Kikusui PLZ1003W.  The rated output voltage of the dc-dc 
converter is 12V.  The output capacitor bank C in the PFC is formed by connecting two 330 F, 
450V E-Cap capacitors in parallel. According to the manufacturer’s datasheet, the lifetime of the 
21
capacitors is 3,000 hours at 105oC (12,000 hours estimated at 85oC and rated ripple current).
Figs. 10(a) and (b) show the startup transient and steady-state waveform of Cv when the output is 
full load.  The average dc voltage is 400V and peak-to-peak ac ripple voltage (i.e., Cv ) is 
10.8V. The settling time of the startup process is 150ms. Fig. 10(c) shows the output current 
outi and Cv when the output is suddenly changed from 10% load to full load. Cv is momentarily 
dropped by 45V and the settling time is 100ms.  Fig. 10(d) shows the corresponding waveforms 
when the output is suddenly changed from full load to 10% load.  Cv is momentarily jumped up 
by 37.7V and the settling time is 150ms. Fig. 10(e) shows the waveforms of Cv , PFC input 
voltage Sv and output current outi when Sv is suddenly turned off. Cv reduces to 320V (80% of 
400V) after 24.6ms.  Within this period, the dc-dc converter is still in normal operation. The 
measured steady-state RMS value of capacitor current and ESR of the capacitor bank is 1.7A and 
130m , respectively. Thus, the total power loss of the capacitor bank is estimated to be 0.38W
at full load.
The E-Cap bank is replaced by the proposed module. The circuit schematic of the module 
is shown in Fig. 9(b).  The power stage design of the voltage compensator follows the way to 
design a typical full-bridge inverter as discussed in [29]. The input voltage level of the voltage 
compensator is selected according to the dc-link capacitance (as shown in Fig. 6) and the 
modulation index of the SPWM controller.   In the prototype, the modulation index is 0.5 under 
full load condition to achieve a sufficient robustness margin and avoid over modulation.  The dc-
link capacitance is 120 F (in the case without hold-up time requirement) with a peak-to-peak 
voltage ripple of about 50V.  Thus, the input voltage DCv is regulated at 50V by setting a 5V 
reference in the control stage.  The switching frequency of the voltage compensator is 50 kHz.  
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Components used in the power conversion stage and the key design parameters are listed in 
Table I. Two design cases are investigated.  The first design has no hold-up time requirement 
while the second one has the hold-up requirement. They are discussed as follows.
A. Without hold-up time requirement
A 120 F (82% capacitance reduction) film capacitor with the lifetime of 100,000 hours at 
85oC and rated ripple current is used to replace the capacitor bank. A 1000 F, 63V low-voltage 
E-Cap with the lifetime of 8,000 hours at 125oC (128,000 hours estimated at 85oC and rated 
ripple current, which is comparable with the lifetime of the film capacitor) is used for the 
module, i.e. DCC . The voltage across DCC is designed to be 50V. Fig. 11(a) shows the startup 
transient of the module output dv . The dc value of dv is 400V.  The settling time of the startup
process is 75ms.  Fig. 11(b) shows the steady-state waveforms of the capacitor ripple voltage 
Cv and module output ripple voltage dv , when the output is at full load. Their peak-to-peak
ripple voltages are 49.1V and 3.9V, respectively.  Figs. 11(c) and (d) show the transient 
waveforms of dv , Cv , module output voltage abv , input current of the full-bridge dc-dc converter 
id, output voltage of the dc-dc converter outv and output current of the dc-dc converter outi , when 
the output is suddenly changed from 10% load to full load.  dv is momentarily reduced by 45.5V
and its settling time is 100ms.  Figs. 11(e) and (f) show the corresponding waveforms when the 
output is suddenly changed from full load to no load.  dv is momentarily increased by 37.7V and 
its settling time is 150ms. Compared Fig. 10(a) with Fig. 11(a), and Fig. 10(b) with Fig. 11(b),
the startup time is shorter and the ripple voltage is smaller with the proposed module.  As shown 
in Figs. 10(c) and (d), and Figs. 11(c) and (e), under the load change conditions, the transient 
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responses of the system with the module are similar to the ones with the E-Cap bank. The total 
power dissipation of the module is around 1.5W. From the perspective of the capacitor lifetime 
at 85oC with a same ripple current design margin, the proposed module is estimated to have a 
lifetime more than eight times of that of the E-Caps without the voltage compensator.  
B. With hold-up time requirement
The module is designed to achieve the same hold-up time with the electrolytic capacitors.
Based on the design method described in Section IV, a 450 F capacitor (32% capacitance
reduction) is used for C and a 1000 F, 63V low-voltage electrolytic capacitors for DCC ,
corresponding to an overall energy storage of 72% of that with E-Caps solution without the 
voltage compensator. Fig. 11(g) shows the waveforms of dv , Sv , abv , and outi after Sv is 
suddenly turned off under the full load condition.  Compared Fig. 10(e) with Fig. 11(g), the 
proposed module gives a similar hold-up performance to the electrolytic capacitor bank with 
28% energy storage reduction.
Thus, the experimental results reveal that the proposed dc-link module can reduce the 
required capacitance value for the dc-link capacitor without sacrificing the transient and steady-
state responses of the whole system.  Although the proposed module requires capacitors as the dc 
source, the voltage level is only 50V, allowing the use of low-voltage capacitors of long lifetime.  
The only drawback is that there is an increase in the overall power loss by 1.12W.
From the practical point of view, the use of E-Caps is still the low-cost solution.  Then, 
even if the E-Cap bank is unchanged in the application, the proposed module allows a wide
range of reduction in the dc-link capacitance (due to aging effect) without sacrificing the 
performance.  For applications without the hold-up requirement, it allows the reduction of the dc-
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link capacitance from 660 F to 120 F in the test.  For applications with the hold-up time 
requirement, the module allows the reduction from 660 F to 450 F and 28% reduction of the 
overall energy storage in the dc-link module.  The resulting effect will extend the life expectancy 
of the entire system from the perspective of reducing the chance of system failure due to aging of 
the dc link capacitors. The proposed method has a distinct advantage for high-voltage 
applications, due to the fact that the voltage rating of power film capacitors is usually higher than 
that of E-Caps. With the proposed module, the dc-link capacitance can be reduced and a fewer 
number of high-voltage power film capacitors are used to replace the E-Caps.
VI. Conclusions
An active series voltage compensator for reducing the dc-link capacitance in a capacitor-
supported power electronic system has been proposed. The implementation requires low-voltage 
devices only, as the dc-link module only handles ripple voltage on the dc-link and reactive power
flow between in the dc-link.  A detailed study on the dc and ac characteristics, stability analysis, 
and hold-up time performance has been given.  The design guidelines for the dc-link module for
applications with and without the hold-up time requirement have been described. The proposed 
method has been demonstrated on a two-converter system with the front-stage power factor 
corrector and second-stage of dc-dc converter. The performances with the capacitor bank only 
and the proposed dc-link module have also been compared.
Appendix
A. Proof of Equation (6)
Based on equations (4) and (5), equation (6) is derived as follows:
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Figure captions
Fig. 1 Basic concept of the proposed dc-link module.
Fig. 2      Control mechanism with a capacitor as the input source of the voltage compensator. 
Fig. 3 Operation timing diagram of the voltage compensator. 
Fig. 4 Operations during the hold-up time. (a) Waveforms.  (b) Circuit during the time interval
],0[ 1ht . (c) Circuit during the time interval ],[ 21 hh tt .
Fig. 5 Energy stored and instantaneous power handled by the dc-link capacitor.
Fig. 6 Relationship between the dc-link capacitance, ripple voltage, and DCv .
Fig. 7 Hold-up time analysis with and without the dc-link module = 1, = 0.8, μ = 0.02).  
Fig. 8 
Fig. 9 Experimental test bed.  (a) System configuration.  (b) Circuit schematic of the proposed 
module.
Fig. 10 Experimental waveforms with an electrolytic capacitor bank. (a) Startup transient under 
the full load condition ( Cv : 100V/div, Timebase: 50ms/div).  (b) Steady-state dc-link 
voltage waveform under the full load condition ( Cv : 2V/div, Timebase: 10ms/div). (c) 
Transient waveforms when the output is changed from 10% load to full load ( Cv :
100V/div, outi : 50A/div, Timebase: 50ms/div). (d) Transient waveforms when the 
output is changed from full load to 10% load.  ( Cv : 100V/div, outi : 50A/div, Timebase: 
50ms/div). (e) Transient waveforms after a sudden supply outage under the full-load 
condition. ( Cv :100V/div, Sv : 300V/div, outi : 20A/div, Timebase: 10ms/div).
Fig. 11 Experimental waveforms with the proposed dc-link module. (a) Start-up transient under 
the full load condition. ( dv : 100V/div, Timebase: 50ms/div).  (b) Steady-state 
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waveforms of Cv and dv under the full load condition ( Cv : 20V/div, dv : 2V/div, 
Timebase: 10ms/div).    (c) Transient waveforms of the dc-link module when the output 
is changed from 10% load to full load ( dv : 100V/div, Cv : 100V/div, abv : 40V/div, di :
2A/div, Timebase: 50ms/div).  (d) Transient waveforms of the full-bridge dc-dc 
converter when the output is changed from 10% load to full load ( dv : 100V/div, di :
2A/div, outv : 10V/div, outi : 50A/div, Timebase: 50ms/div).    (e) Transient waveforms of 
the dc-link module when the output is changed from full load to 10% load ( dv :
100V/div, Cv : 100V/div, abv : 40V/div, di : 2A/div, Timebase: 50ms/div).   (f) Transient 
waveforms of the full-bridge dc-dc converter when the output is changed from full load 
to 10% load ( dv : 100V/div, di : 2A/div, outv : 10V/div, outi : 50A/div, Timebase: 
50ms/div).     (g) Transient waveforms after a sudden supply outage under the full-load 
condition ( dv :100V/div, Sv : 300V/div, abv : 20V/div, outi : 50A/div, Timebase: 
10ms/div).
Table captions
Table I Values of the components used in the module
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Fig. 1 Basic concept of the proposed dc-link module.
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Fig. 2 Control mechanism with a capacitor as the input source of the voltage compensator. 
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(a)  Waveforms.
(b) Circuit during the time interval ],0[ 1ht .
(c) Circuit during the time interval ],[ 21 hh tt .
Fig. 4 Operations during the hold-up time.
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Fig. 7 Hold-up time analysis with and without the dc-link module = 1, = 0.8, μ = 0.02).  
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(a) System configuration.
(b) Circuit schematic of the proposed module.
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150ms
37.7V vC
(a) Startup transient under the full load condition ( Cv : 100V/div, Timebase: 50ms/div).
Ripple of vC 10.8V Cv
(b) Steady-state dc-link voltage waveform under the full-load condition
( Cv : 2V/div, Timebase: 10ms/div).
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45V
100ms
vC
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(c) Transient waveforms when the output is changed from 10% load to full load
( Cv : 100V/div, outi : 50A/div, Timebase: 50ms/div).
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150ms
vC
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(d) Transient waveforms when the output is changed from full load to 10% load.
( Cv : 100V/div, outi : 50A/div, Timebase: 50ms/div).
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(e) Transient waveforms after a sudden supply outage under the full-load condition.
( Cv :100V/div, Sv : 300V/div, outi : 20A/div, Timebase: 10ms/div).
Fig. 10 Experimental waveforms with an electrolytic capacitor bank.
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75ms
16.5V vd
(a) Start-up transient under the full load condition. ( dv : 100V/div, Timebase: 50ms/div).
Ripple of vC 49.1V
Ripple of vd 3.9V vd
vC
(b) Steady-state waveforms of Cv and dv under the full-load condition
( Cv : 20V/div, dv : 2V/div, Timebase: 10ms/div).
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(c) Transient waveforms of the dc-link module when the output is changed from 10% load to full 
load ( dv : 100V/div, Cv : 100V/div, abv : 40V/div, di : 2A/div, Timebase: 50ms/div).
(d) Transient waveforms of the full-bridge dc-dc converter when the output is changed from 10%
load to full load ( dv : 100V/div, di : 2A/div, outv : 10V/div, outi : 50A/div, Timebase: 50ms/div).
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(e) Transient waveforms of the dc-link module when the output is changed from full load to 10%
load ( dv : 100V/div, Cv : 100V/div, abv : 40V/div, di : 2A/div, Timebase: 50ms/div).
(f) Transient waveforms of the full-bridge dc-dc converter when the output is changed from full 
load to 10% load ( dv : 100V/div, di : 2A/div, outv : 10V/div, outi : 50A/div, Timebase: 50ms/div).
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(g) Transient waveforms after a sudden supply outage under the full-load condition
( dv :100V/div, Sv : 300V/div, abv : 20V/div, outi : 50A/div, Timebase: 10ms/div).
Fig. 11 Experimental waveforms with the proposed dc-link module.
Table I – Values of the components used in the module
Parameter Value / part no. Parameter Value / part no.
fC 3.3 F, 100V fL 120 H
aC 10 F, 35V aR 100k
bC 0.1 F, 50V bR 33k
S1 – S4 FDD86102 K 0.1
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